NONPROVISIONAL PATENT APPLICATION TRANSMITTAL RULE §1.53(b) IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Docket No.

Date:

P107317-00017

October 6, 2000

ARENT FOX KINTNER PLOTKIN & KAHN, PLLC

1050 Connecticut Avenue, N.W.,

Suite 600

Washington, DC 20036-5339 Telephone: (202) 857-6000

Facsimile: (202) 638-4810

Sir

Commissioner for Patents Washington, D.C. 20231

011

Transmitted herewith for filing under 37 C.F.R. §1.53(b) is a nonprovisional patent application:

For (Title): CHARGE TRANSFER DEVICE, SOLID STATE IMAGE PICKUP DEVICE

USING CHARGE TRANSFER DEVICE, AND CONTROL METHOD FOR

SOLID STATE IMAGE PICKUP DEVICE

By (Inventors): Tetsuo YAMADA

36 pages of Specification/Claims 1-14/Abstract are attached.

Formal drawings (Figs. 1-17; 17 sheet(s) is attached.

A Declaration and Power of Attorney is attached.

An assignment of the invention to Fuji Photo Film Co., Ltd. is attached, along with Form PTO-

1595 and a check for \$40.00.

Priority of foreign applications Nos. Hei 11-287337 and 2000-287486 filed October 7, 1999 and September 21, 2000 in Japan is claimed under 35 U.S.C. §119.

The filing fee is calculated below and includes claim status after entry of any Preliminary Amendment noted above;

FOR:	NO. FILED	NO. EXTRA		
BASIC FEE	Selection of the second	1960 000		
TOTAL CLAIMS	14 - 20	= 0		
INDEP CLAIMS	11 - 3	= 8		
☐ MULTIPLE DEPENDENT CLAIMS				

SMALL ENTITY		
RATE	FEE	<u>o</u>
ana marangan s	\$ 355	이
x 9 =	\$	이
x 40 =	\$	<u>0</u> 1
+135 =	\$	<u>oı</u>
TOTAL	\$	의

LARGE ENTITY			
R	RATE	FEE	
R		\$ 710	
R	x 18	\$	
R	x 80	\$ 640	
<u>R</u>	+270	\$	
R	TOTAL	\$ 1,350	

Check No. 302141 in the amount of \$1,390.00 is attached. Please charge any fee deficiency or credit any overpayment to Deposit Account No. 01-2300.

Respectfully/submitted,

Douglas H. Goldhush Registration No. 33,125

DHG:scc

25

5

CHARGE TRANSFER DEVICE, SOLID STATE IMAGE PICKUP DEVICE USING CHARGE TRANSFER DEVICE, AND CONTROL METHOD FOR SOLID STATE IMAGE PICKUP DEVICE

This application is based on Japanese Patent Application HEI 11-287338, filed on October 7, 1999, and Japanese Patent Application 2000-287486, filed on September 21, 2000 the entire contents of which are incorporated herein by reference.

10 BACKGROUND OF THE INVENTION

a) Field of the Invention

The present invention relates to a charge transfer device, a solid state image pickup device, and a control method for a solid state image pickup device.

b) Description of the Related Art

Figs. 15A and 15B show an example of a general charge transfer device. Fig. 15A is a plan view and Fig. 15B is a schematic cross sectional view.

As shown in Fig. 15B, a charge transfer device X has: a semiconductor substrate 101 having a principal surface layer of a p-type or an i-type; an n-type semiconductor layer 105 formed on the surface of the semiconductor substrate 101; charge transfer electrodes 121 of polysilicon formed on an insulating film 115 on the n-type semiconductor layer 105; and a pulse signal generator 125 for applying pulse voltages to the charge transfer electrodes.

The charge transfer electrodes 121 include first charge transfer electrodes 121-1, 121-3, 121-5,... made of first layer polysilicon and second charge transfer electrodes 121-2, 121-4, 121-6,... made of second layer polysilicon. The first

and second charge transfer electrodes are disposed alternately in a horizontal direction

The regions of the n-type semiconductor layer 105 under the first charge transfer electrodes 121-1, 121-3, 121-5,... made of the first layer polysilicon have a low n-type impurity concentration, forming potential barriers (B). The regions of the n-type semiconductor layer 105 under the second charge transfer electrodes 121-2, 121-4, 121-6,... made of the second layer polysilicon have a high n-type impurity concentration, forming potential wells (W).

First and second two charge transfer electrodes 121 adjacent to each other in the horizontal direction, e.g., the first and second charge transfer electrodes 121-1 and 121-2, or 121-3 and 121-4, are connected in common. A pulse signal Φ2 is applied from the pulse signal generator 125 to the commonly connected charge transfer electrodes 121-1 and 121-2. A pulse signal Φ1 is applied from the pulse signal generator 125 to the commonly connected charge transfer electrodes 121-3 and 121-4.

Similarly, pairs of first and second two adjacent charge transfer electrodes disposed alternately in the horizontal direction are alternately applied with pulse signals Φ 2, Φ 1, Φ 2, Φ 1,... from the pulse signal generator 125.

Fig. 16 shows the waveforms of pulse signals generated from the pulse 20 signal generator 125 (Fig. 15B).

The pulse signal $\Phi 1$ has a waveform with a low level and a high level being set alternately. The pulse signal $\Phi 2$ has a waveform opposite in phase to the pulse signal $\Phi 1$.

As the pulse signals $\Phi 1$ and $\Phi 2$ are applied to the charge transfer device X shown in Figs. 15A and 15B, charges are transferred in the horizontal

20

25

direction by a two-phase drive method as shown in Fig. 15B.

In addition to the two-phase drive method, charges may be transferred by a three-phase drive method, a four-phase drive method or the like.

In the charge transfer device of a two-phase drive type, a pair of first and second two charge transfer electrodes 121 constitutes one charge transfer stage. In the charge transfer device of the two-phase drive type described above, each charge transfer stage is fixed.

Fig. 17 is a plan view showing a solid state image pickup device A using the charge transfer device X shown in Figs. 15A and 15B.

The solid state image pickup device A shown in Fig. 17 has: a plurality of photoelectric conversion elements 103 disposed regularly on a two-dimensional plane of the surface of a semiconductor substrate 101; a plurality of vertical charger transfer paths 105 for reading signal charges accumulated in the photoelectric conversion elements 103 and sequentially transferring the read charges in a column direction; a horizontal charge transfer path 107 connected to one ends of the vertical charge transfer paths 105 for transferring charges transferred from the vertical charge transfer paths 105 in the horizontal direction; and an output amplifier 111 for amplifying the charges transferred from the horizontal charge transfer path 107 and outputting the amplified charges.

A read gate 103a is formed between the photoelectric conversion element 103 and vertical charge transfer path 105 to read charges accumulated in the photoelectric conversion element 103 to the vertical charge transfer path 105. Charges are transferred in the vertical charge transfer path 105 toward the horizontal charge transfer path 107.

The charge transfer device X is used as the horizontal charge transfer

path 107.

5

10

25

One end of the vertical charge transfer path 105 is connected to the high concentration n-type semiconductor layer 105a forming a well layer in the horizontal charge transfer path 107.

The two-phase drive type charge transfer device described above is driven by two-phase drive pulses. Conventional three-phase or four-phase drive type charge transfer devices not using barrier layers and well layers transfer charges by three-phase or four-phase drive pulses, and cannot transfer charges by different methods

For example, in the two-phase drive type charge transfer device, two charge transfer electrodes constitute one charge transfer stage and a geometrical length of one charge transfer stage is fixed. Such constriction poses some problem when the charge transfer device is used as the horizontal charge transfer path of a solid state image pickup device. Specifically, in a solid state image pickup device, one charge transfer stage of the horizontal charge transfer path is provided for each vertical charge transfer path in order to transfer all image signals from the vertical charge transfer paths to the horizontal charge transfer path.

In an image monitor mode, it is desired to reproduce an image at high speed by thinning the number of read pixels. It is also desired to thin the numbers of both rows and columns. In this case, if signal charges (electrons) are transferred only 20 in even columns, signal charges are stored in the transfer stages of every second even columns, and charges are not stored in the transfer stages in odd columns adjacent in the horizontal direction so that the transfer stages are empty. This horizontal charge transfer path processes both an image signal and an empty signal, and transfers even an empty charge as a signal.

Therefore, even if the number of signal bits is reduced, a substantial data rate of the horizontal charge transfer path of a solid state image pickup device does not lower nor a consumption power reduces.

5 SUMMARY OF THE INVENTION

It is an object of the present invention to provide a solid image pickup device using a charge transfer device which can raise a data rate and reduce a consumption power by changing the number of charge transfer stages with the number of signal bits.

According to one aspect of the present invention, there is provided a charge transfer device comprising: a semiconductor substrate; a charge transfer path formed in the semiconductor substrate and made of a first conductivity type semiconductor layer; a plurality of charge transfer electrodes formed near above the charge transfer path; and a first pulse signal generator circuit for applying either a first pulse signal train for n-phase (n being an integer larger than 1) driving of charges in the charge transfer path to the charge transfer electrodes or a second pulse signal train for (n + 1)-phase driving of charges in the charge transfer path to the charge transfer path to the charge transfer path to the charge transfer electrodes.

According to another aspect of the present invention, there is provided a

20 method of reading a solid state image pickup device, the solid state image pickup
device including: a semiconductor substrate; a plurality of photoelectric conversion
elements regularly disposed in row and column directions on the semiconductor
substrate; a plurality of vertical charge transfer paths extending in a vertical direction
and each disposed adjacent to each of a plurality of photoelectric conversion element

25 columns regularly disposed in the column direction; a read gate formed between each

20

photoelectric conversion element and a corresponding vertical charge transfer path for transferring charges accumulated in the photoelectric conversion element to the vertical charge transfer path; a horizontal charge transfer path formed at one ends of the plurality of vertical charge transfer paths for transferring charges in a horizontal 5 direction; and an output amplifier for amplifying charges transferred by the horizontal charge transfer path and outputting the amplified charges, the horizontal charge transfer path including: a charge transfer path formed in the semiconductor substrate and made of a first conductivity type semiconductor layer, the charge transfer path having first barrier layers having a high potential and second well layers having a low potential, disposed alternately; a plurality of first and second charge transfer electrodes alternately formed near above the first barrier layers and first well layers of the charge transfer path; a plurality of charge transfer electrode pairs each having adjacent first and second two charge transfer electrodes connected together; and a third pulse signal generator circuit for applying either a fourth pulse signal train of twophase for 2-phase driving of charges in the charge transfer path to two charge transfer electrode pairs or a fifth pulse signal train for 2k-phase driving or more of charges in the charge transfer path to the charge transfer electrode pairs, the method comprising: either a step of, when charges accumulated in all photoelectric conversion elements are read, transferring charges in the horizontal charge transfer path by a two-phase drive method; or a step of executing a 1/k horizontal thinning operation by selectively reading charges from photoelectric conversion elements adjacent in the horizontal direction of one column per k columns and transferring charges in the horizontal charge transfer path by a 2k-phase drive method.

As above, a length of one charge transfer stage of a charge transfer 2.5 device can be changed with the phase of drive pulses.

A monitor image taking operation of an electronic still camera, such as 1/2, 1/3 and 1/4 thinning operations, can be realized without empty charge transfer so that a consumption power can be reduced.

It is possible to raise the data rate and display a monitor image of a high 5 quality with a low consumption power.

A capacity of signal transfer can be increased greatly by a multiplephase drive method.

BRIEF DESCRIPTION OF THE DRAWINGS

- Fig. 1 is a plan view of a charge transfer device according to a first embodiment of the invention.
 - Fig. 2 shows a cross sectional structure of the charge transfer device shown in Fig. 1, with illustrations how charges are transferred.
- Fig. 3 shows the waveforms of drive pulses applied to horizontal charge transfer electrodes during a charge transfer of the charge transfer device.
- Fig. 4 shows a cross sectional structure of a charge transfer device according to a second embodiment of the invention, with illustrations how charges are transferred.
- Fig. 5 shows the waveforms of drive pulses applied to horizontal charge transfer electrodes during a charge transfer of the charge transfer device of the second embodiment.
 - Fig. 6 is a plan view of a charge transfer device according to a third embodiment of the invention.
- Fig. 7 shows a cross sectional structure of the charge transfer device
 25 shown in Fig. 6, with illustrations how charges are transferred.

10

20

25

Fig. 8 shows the waveforms of drive pulses applied to horizontal charge transfer electrodes during a charge transfer of the charge transfer device.

Fig. 9 is a plan view of a solid state image pickup device according to a fourth embodiment of the invention.

Fig. 10 is a plan view of a solid state image pickup device according to a modification of the fourth embodiment and illustrates a thinning read operation.

Fig. 11 is a plan view of a solid state image pickup device according to a fifth embodiment of the invention and illustrate a charge read method.

Fig. 12 shows the waveforms of drive pulses applied to horizontal charge transfer electrodes during a charge read operation of the charge transfer device shown in Fig. 11.

Fig. 13 is a plan view of a solid state image pickup device according to a modification of the fifth embodiment and illustrates a thinning charge read operation.

Fig. 14 shows the waveforms of drive pulses applied to horizontal charge transfer electrodes during a charge read operation of the charge transfer device shown in Fig. 13.

Fig. 15A is a plan view of a conventional two-phase drive type charge transfer device, and Fig. 15B is a diagram showing the cross section thereof and illustrating how charges are transferred.

Fig. 16 shows the waveforms of pulse signals applied to a conventional two-phase drive type charge transfer device.

Fig. 17 is a plan view of a conventional solid state image pickup device.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

A charge transfer device according to the first embodiment of the

15

20

25

invention will be described with reference to Fig. 1, Figs. 2A and 2B and Fig. 3.

Fig. 1 is a plan view of the charge transfer device of the first embodiment, Fig. 2 shows a cross sectional structure of the charge transfer device, with illustrations how charges are transferred. Fig. 3 shows the waveforms of drive pulses.

As shown in Figs. 1, 2, a charge transfer device A has: a semiconductor substrate 1; a first conductivity type (n-type) semiconductor layer 7 formed on the surface of the semiconductor substrate 1; charge transfer electrodes 21 of polysilicon formed on an insulating film 15 on the semiconductor layer 7; and pulse signal generators 25 (25a, 25b) for applying pulse voltages to the charge transfer electrodes.

The charge transfer electrodes 21 include generally first charge transfer electrodes 21-1, 21-3, 21-5,... made of first layer polysilicon and second charge transfer electrodes 21-2, 21-4, 21-6,... made of second layer polysilicon. The first and second charge transfer electrodes are disposed alternately in a horizontal direction.

The n-type semiconductor layer 7 has an approximately uniform thickness, forming impurity doped regions.

Eight charge transfer electrodes 21 adjacent to each other in the horizontal direction, e.g., the electrodes 21-1 to 21-8, form one charge transfer electrode group G1.

A pulse signal Φ 1 is applied from the pulse signal generator 25 (25a) to the charge transfer electrode 21-1. A pulse signal Φ 2 is applied from the pulse signal generator 25 (25a) to the charge transfer electrode 21-2 adjacent to the charge transfer electrode 21-1. A pulse signal Φ 3 is applied from the pulse signal generator 25 (25a) to the charge transfer electrode 21-3 adjacent to the charge transfer electrode 21-2. A pulse signal Φ 4 is applied from the pulse signal generator 25 (25a)

10

15

25

to the charge transfer electrode 21-4 adjacent to the charge transfer electrode 21-3.

Similarly, the pulse signals $\Phi 1$ to $\Phi 4$ are applied to the adjacent charge transfer electrodes 21-5 to 21-8.

The pulse signals Φ 1 to Φ 4 are called a first pulse signal train.

Different pulse signals $\Phi 1$ to $\Phi 8$ are applied from the pulse signal generator 25 (25b) to the same charge transfer electrodes 21 of the charge transfer electrode group G1.

The pulse signals Φ1 to Φ8 are called a second pulse signal train.

As the first pulse signal train (four-phase drive pulses) is applied to the transfer electrodes 21 of the charge transfer device A, charges in the charge transfer device are transferred by a four-phase drive method.

In addition to the four-phase drive method, an n-phase (n is an integer larger than 2) drive method such as a two-phase or a three-phase drive method may be used.

As the second pulse signal train (eight-phase drive pulses) is applied to the transfer electrodes 21 of the charge transfer device A, charges in the charge transfer device are transferred by an eight-phase drive method.

The length of a charge transfer stage for the eight-phase drive method by applying the second pulse signal train is two times that for the four-phase drive method by applying the first pulse signal train. As applying the first pulse signal train, the length of a charge transfer stage for an n-phase drive method (n is a positive integer) is n/4 times that for the four-phase drive method.

In addition to the eight-phase drive method, an (n + 1)-phase or $(n \times m)$ -phase drive method may be used (m is an integer larger than 1).

Fig. 3 shows the voltage waveforms of the second pulse signal train

10

15

20

generated by the pulse signal generator 25.

The drive pulses Φ1 to Φ8 rise from the low level to the high level and fall from the high level to the low level, in the sequential order of Φ1 to Φ8, as seen along the abscissa (time) in Fig. 3.

Fig. 2 shows the charge distribution in the charge transfer device A at times t1, t2 and t3 shown in Fig. 3. Charge signals transferred from the vertical charge transfer paths are transferred in the horizontal direction sequentially from time t1 to time t3. As compared to a conventional two-phase charge transfer, a ratio of empty charge transfer stages to total stages is low. The charge transfer efficiency is therefore improved. Since eight charge transfer electrodes are driven during one period, a charge transfer is speeded up.

The pulse signal generators for generating the first and second pulse signal trains may be formed in the same circuit or in separate circuits. The pulse signal generators may be formed in the same semiconductor substrate or in different substrates (chips).

Figs. 4A and 4B and Fig. 5 show a charge transfer device according to the second embodiment of the invention. Fig. 4 shows the cross sectional structure of the charge transfer device, with an illustration how charges are transferred, and Fig. 5 shows the waveforms of a pulse signal train applied to transfer electrodes.

As shown in Fig. 4, formed on the final output side of a horizontal charge transfer path 37 are a final transfer electrode FE, an output gate OG, a floating diffusion FD region (charge detecting layer), a reset gate RS, and a reset drain RD. The reset gate RS is an electrode used when charges accumulated in the floating diffusion FD region are reset to an initial value. Reset charges are drained to the reset drain RD. 25

15

25

The fundamental structure of the second embodiment is similar to that of the charge transfer device of the first embodiment. A different point of the charge transfer device of the second embodiment is that the final transfer electrode FE is formed adjacent to the final charge transfer stage of the horizontal charge transfer path.

Charges in the horizontal charge transfer path 37 are transferred toward the floating diffusion FD region by a six-phase drive method. A signal Φ 1L is applied to the final transfer electrode FE. Charges are stored in a well region (n-type semiconductor layer) under the final transfer electrode FE.

Fig. 5 shows the waveforms of pulse signals applied to charge transfer electrodes.

The pulse signals Φ 1 to Φ 6 are applied to charge transfer electrodes to transfer signal charges in the horizontal charge transfer path by a six-phase drive method.

As the pulse signal Φ 1L takes a high level, charges are stored in a well of a semiconductor region *n-type semiconductor layer) under the final transfer electrode FE, and as the pulse signal Φ 1L takes a low level, the stored charges are transferred to the floating diffusion FD region.

Fig. 4 also illustrates how charges are transferred at times t1 to t7 shown 20 in Fig. 5.

At time t1, the drive pulse Φ 1L takes a high level voltage. The potential of the semiconductor region (n-type semiconductor layer) under the final transfer electrode FE lowers to form a potential well. The signal Φ 1 takes the low level voltage, the signals Φ 2 to Φ 5 takes a high level voltage, and the signal Φ 6 takes the low level voltage. Charges are stored in the semiconductor regions under the

2.0

25

horizontal charge transfer electrodes applied with the high level voltage. Since the signal Φ6 takes the low level, a potential barrier is formed in the semiconductor region of the final charge transfer stage of the horizontal charge transfer path. The stored charges are not transferred to the semiconductor region under the final transfer electrode FE.

At time t2, the signal $\Phi 2$ takes the low level and the signal $\Phi 6$ takes the high level. The potential barrier formed in the semiconductor region of the final charge transfer stage of the horizontal charge transfer path disappears. The charges stored in the final charge transfer stage of the horizontal charge transfer path are therefore transferred to the semiconductor region under the final transfer electrode FE. The transferred charges are stored in the well formed in the semiconductor region.

At time t3, the signal $\Phi 3$ takes the low level. Charges in the horizontal charge transfer path are transferred to the semiconductor region under the final transfer electrode FE. The transferred charges are stored in the well formed in the semiconductor region.

At time t4, the signal $\Phi 4$ takes the low level. Charges in the horizontal charge transfer path are transferred to the semiconductor region under the final transfer electrode FE. The transferred charges are stored in the well formed in the semiconductor region.

At time t5, the signal Φ5 takes the low level. Similar to the above, charges in the horizontal charge transfer path are transferred to the semiconductor region under the final transfer electrode FE and stored in the well.

At time t6, the signal Φ6 takes the low level. Similar to the above, charges in the horizontal charge transfer path are transferred to the semiconductor region under the final transfer electrode FE and stored in the well.

20

5

At time t7, a high level voltage is applied to the output gate OG, and the signal Φ1L takes the low level. The charges stored in the semiconductor region under the final transfer gate FE are transferred to the floating diffusion FD region because of a raised potential in this semiconductor region.

By repeating the above operations, as the time lapses (from t1 to t6), charges transferred in the horizontal charge transfer path are gradually stored in the well formed in the semiconductor region (n-type semiconductor layer) under the final transfer electrode FE. At time t7, the stored charges are transferred to the floating diffusion FD region at a time.

Although the horizontal charge transfer path 37 is driven by the sixphase drive method, charges are transferred to the charge detecting layer only when the sixth phase drive pulse is applied. Although the output signal waveform has a frequency different from that when charges in the horizontal charge transfer path 37 are transferred by the two-phase drive method, the data rate is equal.

With this method, a signal hold time in the floating diffusion FD region can be prolonged.

The charges temporarily stored in the semiconductor region under the final transfer electrode FE can be transferred to the floating diffusion FD region at a time. Signal detection, output timings and an output period can be set almost arbitrarily, and an output suitable for signal processing can be obtained.

A noise reduction process such as a CDS process (process by a correlation double sampling circuit) can be executed.

Next, a charge transfer device according to the third embodiment of the invention will be described with reference to Fig. 6, Figs. 7, and Fig. 8. Fig. 6 is a plan view of the charge transfer device, Fig. 7 shows the cross sectional structure of the

15

charge transfer device, with an 7B illustrations how charges are transferred, and Fig. 8 shows the waveforms of drive pulses.

As shown in Fig. 6 and Figs. 7, a charge transfer device B has: similar to the charge transfer device A described earlier, a semiconductor substrate 1; an n-type semiconductor layer 7 formed on the surface of the semiconductor substrate 1; charge transfer electrodes 21 of polysilicon formed on an interlayer insulating film 15 on the n-type semiconductor layer 7; and pulse signal generators 25 (25c, 25d) for applying pulse voltages to the charge transfer electrodes.

The charge transfer electrodes 21 include first charge transfer electrodes 21-1, 21-3, 21-5,... made of first layer polysilicon and second charge transfer electrodes 21-2, 21-4, 21-6,... made of second layer polysilicon. The first and second charge transfer electrodes are disposed alternately in the horizontal direction.

The regions of the n-type semiconductor layer 7 under the first charge transfer electrodes 21-1, 21-3, 21-5,... made of the first layer polysilicon have a low n-type impurity concentration, forming potential barriers (B). The regions of the n-type semiconductor layer 7 under the second charge transfer electrodes 21-2, 21-4, 21-6,... made of the second layer polysilicon have a high n-type impurity concentration, forming potential wells (W).

First and second two charge transfer electrodes 21 adjacent to each

other in the horizontal direction, e.g., the first and second charge transfer electrodes

21-1 and 21-2, or 21-3 and 21-4, are connected in common. A pulse signal Φ2 is
applied from the pulse signal generator 25 (25c) to the commonly connected charge
transfer electrodes 21-1 and 21-2. A pulse signal Φ1 is applied from the pulse signal
generator 25 (25c) to the commonly connected charge transfer electrodes 21-3 and

25 21-4. The pulse signal Φ2 is applied from the pulse signal generator 25 (25c) to the

25

5

commonly connected charge transfer electrodes 21-5 and 21-6.

Similarly, pairs of two adjacent charge transfer electrodes disposed alternately in the horizontal direction are alternately applied with pulse signals Φ2, Φ1, Φ2, Φ1,... from the pulse signal generator 25 (25c).

The pulse signal generator 25 (25d) independently applies pulse signals Φ 1 to Φ 6 to the transfer electrodes 21-1 to 21-6.

If the two-phase pulse signals $\Phi 1$ and $\Phi 2$ are alternately applied to every transfer electrode pair 21 of the charge transfer device B, it operates as a two-phase drive type CCD.

If the six-phase pulse signals $\Phi 1$ to $\Phi 6$ are alternately applied to every transfer electrode pair 21 of the charge transfer device B, it operates as a six-phase drive type CCD.

The length of the charge transfer stage used by the six-phase drive method is three times that by the two-phase drive method. The length of the charge transfer stage used by the k-phase drive method (k is a positive integer) is k/2 times that by the two-phase drive method.

Fig. 8 shows the waveforms of six-phase pulse signals generated by the pulse signal generator 25 (25d).

The drive pulses $\Phi 1$ to $\Phi 6$ rise from the low level to the high level and fall from the high level to the low level, in the sequential order of $\Phi 1$ to $\Phi 6$, as seen along the abscissa (time) in Fig. 8. The period while the pulse signals take the high level is generally equal.

Fig. 7 also shows the charge distribution in the charge transfer device B at times t1, t2 and t3 shown in Fig. 8. Charge signals transferred from the vertical charge transfer paths are transferred in the horizontal direction sequentially from time

15

20

t1 to time t3. As compared to a conventional two-phase charge transfer, a ratio of empty charge transfer stages to total stages is low. The charge transfer efficiency is therefore improved.

If both the n-phase drive and (n x m)-phase drive methods are to be

used, the electric capacity of the second well (semiconductor region under the last
transfer electrode FE) is set (n x m - 3) times or more that of the first well (well region
in the horizontal charge transfer path).

For example, during the time between time t1 and t2, there are three electrodes applied with the low level among the six electrodes. This state can be said that a phase margin of pulse signals is large. Since the three electrodes take the low level, charges are not stored in three wells.

From this reason, a value of (n x m - 3) times is appropriate.

A solid state image pickup device according to the fourth embodiment of the invention will be described with reference to Figs. 9 and 10.

As shown in Fig. 9, a solid state image pickup device C according to the fourth embodiment of the invention has: a semiconductor substrate 31; photoelectric conversion elements 33 regularly disposed on the semiconductor substrate 31; vertical charge transfer paths 35 extending in the vertical direction and formed for each set of photoelectric conversion elements 33 regularly disposed in a column direction (vertical direction); a channel stopper 41 extending in the vertical direction and partitioning the vertical charge transfer paths 35 along the horizontal direction; and a horizontal charge transfer path 37 extending in the horizontal direction and connected to one ends of the vertical charge transfer paths 35 in the vertical direction.

The solid type image pickup device C also has: a plurality of vertical charge transfer electrodes EV (EV1, EV2,..., EV12) extending in the horizontal

25

direction, two electrodes being provided for each row of photoelectric conversion elements 33; horizontal charge transfer electrodes EH (EH1, EH2, EH3,...) made of first layer polysilicon and second layer polysilicon and formed alternately on the horizontal charge transfer path 37 in the horizontal direction; and read gates 33a each formed between the photoelectric conversion element 33 and vertical charge transfer path 35 for reading charges accumulated in the photoelectric conversion element 33 to the vertical charge transfer path 35.

The solid state image pickup device C has also pulse signal generators 25 (25a, 25b, 25c) for generating pulse signals and applying them to the vertical and horizontal charge transfer electrodes EV and EH.

Two adjacent horizontal charge transfer electrodes EH in the horizontal direction, e.g., the electrodes EH1 and EH2, and EH3 and EH4, are connected in common.

Of the pulse generators 25, the pulse generators 25a and 25b are used for applying pulse signals to the horizontal charge transfer electrodes, whereas the pulse generator 25c is used for applying pulse signals to the vertical charge transfer paths.

The photoelectric conversion elements 33 include green (G)

photoelectric conversion elements 33a, red (R) photoelectric conversion elements 33b

20 and blue (B) photoelectric conversion elements 33c.

A plurality of G photoelectric conversion elements regularly disposed in the vertical direction is disposed every second columns.

In a column adjacent in the horizontal direction to the column of G — photoelectric conversion elements disposed in the vertical direction, B and R photoelectric conversion elements are alternately disposed shifted by a half pitch of G

15

20

25

photoelectric conversion elements. The solid state image pickup device has a socalled pixel-shift layout.

In a row adjacent in the vertical direction to the row of G photoelectric conversion element disposed in the horizontal direction, B and R photoelectric conversion elements are alternately disposed in the horizontal direction.

Fig. 9 illustrates a transfer state of signal charges when they are read from all pixels of the solid state image pickup device having the pixel-shift layout. In this transfer state, charge signals disposed in one row in the order of R, G, R, G,... are transferred in parallel in the vertical charge transfer paths 35.

If charge signals transferred from photoelectric conversion elements of k columns adjacent in the horizontal direction to the horizontal charge transfer path are to be added and read, the charge signals in the horizontal charge transfer path are driven by a 2k-phase drive method.

After charge signals are transferred to the horizontal charge transfer path 37, six-phase drive pulses are applied from the pulse signal generator 25 (25b) to the horizontal charge transfer electrodes EH. In this case, an addition signal of R+G+B, an addition signal of 2G+R and an addition signal of 2G+B are output at a half of the data rate of the two-phase drive method. These output signals are processed by a signal processing circuit to display a monitor image.

If two-phase signal pulses are applied to the horizontal charge transfer electrodes EH, charges can be read from all pixels similar to the normal operation of a solid state image pickup device.

Fig. 10 illustrates a control method for a solid state image pickup device according to a modification of the fourth embodiment.

The solid state image pickup device shown in Fig. 10 has the structure

20

25

similar to that shown in Fig. 9.

When signal charges in the photoelectric conversion element 33 are read to the vertical charge transfer path 35, for example, a pulse signal Φv2 takes a high positive voltage, e.g., 15 V. Signal charges in the B and R photoelectric conversion elements 33 are read to the vertical charge transfer paths 35.

Signal charges in the vertical charge transfer paths 35 are transferred by a four-phase drive method toward the horizontal charge transfer path by applying pulse signals Φ v1 to Φ v4 to the vertical charge transfer electrodes.

In this modification, the positions of read gates 40 are different between the same color photoelectric conversion elements.

For example, when the read pulse signal $\Phi v2$ is applied, signal charges are read only from specific R and B photoelectric conversion elements in the same row. In this example, the read gates 40 are positioned either on the EVI or EV2 electrode side corresponding to the pulse signals $\Phi v1$ and $\Phi v2$. Similarly, in other rows, the positions of read gates 40 are different between the same color photoelectric conversion elements. In this manner, a thinning operation in the horizontal direction is possible. In this example shown in Fig. 10, signal charges can be read from the photoelectric conversion elements of one column per three columns by applying the read pulses to the charge transfer electrodes.

If the number of vertical charge transfer electrodes per one row of photoelectric conversion elements is increased, the number n of the 1/n horizontal thinning can be changed flexibly.

For example, if the number of vertical charge transfer electrodes per one row is increased to four and the position of each read gate for each of photoelectric conversion elements on the same row is set to one of the four positions corresponding

to the four vertical charge transfer electrodes, then the number n of the 1/n horizontal thinning can be changed depending upon to which vertical charge transfer electrode or electrodes the read pulse is applied.

Further, if control gates are provided between the vertical charge

5 transfer paths and horizontal charge transfer path, the number n of the 1/n horizontal thinning can be changed flexibly. Specifically, the control gates select desired vertical charge transfer paths and signal charges are read only from the selected vertical charge transfer paths. This method is disclosed in US Patent Application filed on June 7, 2000, the Case Docket No. P107317-00006. The contents of US Patent

10 Application filed on June 7 are incorporated herein by reference and are construed as forming part of this specification.

With the control method for the solid image pickup device shown in Fig. 10, by applying read pulses to predetermined charge transfer electrodes, charges can be read from photoelectric conversion elements 33 of one row per four rows (1/4 vertical thinning read operation). Signal charges in the vertical charge transfer paths 35 in one column per three columns can be transferred to the horizontal charge transfer path 37 (1/3 horizontal thinning read operation).

The 1/k horizontal thinning is executed by selectively reading signal charges from photoelectric conversion elements of one column per four columns adjacent in the horizontal direction, and then signal charges in the horizontal charge transfer path are driven by the 2k-phase drive method.

As the six-phase pulse signals $\Phi 1$ to $\Phi 6$ are applied, the horizontal charge transfer path 37 is driven by the six-phase drive method. As the six-phase drive method is used, signal charges transferred from vertical charge transfer paths of one column per three columns can be transferred in the horizontal charge transfer

25

path without an empty signal charge transfer.

With the above operation, signal charges thinned by 1/3 in the horizontal direction can be output. In this example shown in Fig. 10, thinned signal charges are output in the order of R, G, B, G,....This solid state image pickup device can be used effectively for displaying a clear moving monitor image on a digital still camera.

Since signal charges in the horizontal charge transfer path are driven by the six-phase drive method, the data rate lowers and the frequency of drive pulses lowers by 1/3. The consumption power is also reduced by 1/3.

A solid state image pickup device according to the fifth embodiment of
the invention will be described with reference to Figs. 11 to 14.

In the structure of the solid state image pickup device shown in Fig. 11 and 13, pulse signals Φ 1 to Φ 4 are applied to pairs of two horizontal charge transfer electrodes EH

Fig. 11 illustrates an operation of reading all pixels.

Photoelectric conversion elements 33 have an RGB vertical stripe color filter layout regularly disposing R, G and B photoelectric conversion elements in a vertical direction.

Fig. 12 shows the waveforms of drive pulses used for two-phase driving the horizontal charge transfer path 37. The drive pulses $\Phi 1$ and $\Phi 3$ have the same waveform, and the drive pulses $\Phi 2$ and $\Phi 4$ have the same waveform. Similar to a charge transfer in a horizontal charge transfer path by the two-phase drive method, signal charges can be read from all photoelectric conversion elements.

The solid state image pickup device shown in Fig. 13 has the same structure as that shown in Fig. 11. Fig. 13 shows the distribution of image signals when a 1/2 vertical and horizontal thinning read operations are executed. Also by the

10

15

1/2 horizontal thinning read method, an RGB stripe signal is output.

Fig. 14 shows the waveforms of drive pulses applied to the horizontal charge transfer electrodes EH for the 1/2 vertical and horizontal thinning read operations.

The pulse signals $\Phi 1$ to $\Phi 4$ rise from the low level to the high level in the sequential order of $\Phi 1$ to $\Phi 4$ and fall from the high level to the low level in this order.

By applying the four-phase drive pulses to the horizontal charge transfer electrodes EH, the 1/2 horizontal thinning operation can be executed without an empty charge transfer. The consumption power is reduced by 1/2.

The shape of a pixel may be a square, a polygon or the like in addition to the regular hexagon.

The present invention has been described in connection with the preferred embodiments. The invention is not limited only to the above embodiments. It is apparent that various modifications, improvements, combinations, and the like can be made by those skilled in the art.

15

WHAT IS CLAIMED IS:

- 1. A charge transfer device comprising:
 - a semiconductor substrate:
- a charge transfer path formed in said semiconductor substrate and
- 5 made of a first conductivity type semiconductor layer;
 - a plurality of charge transfer electrodes formed near above said charge transfer path; and
 - a first pulse signal generator circuit for applying either a first pulse signal train for n-phase (n being an integer larger than 1) driving of charges in said charge transfer path to said charge transfer electrodes or a second pulse signal train for (n + 1)-phase driving of charges in said charge transfer path to said charge transfer electrodes.
 - 2. A charge transfer device comprising:
 - a semiconductor substrate;
 - a charge transfer path formed in said semiconductor substrate and made of a first conductivity type semiconductor layer;
 - a plurality of charge transfer electrodes formed near above said charge transfer path; and
- a second pulse signal generator circuit for applying either a first pulse signal train for n-phase driving (n being an integer larger than 1) of charges in said charge transfer path to said charge transfer electrodes or a third pulse signal train for (n x m)-phase driving (m being an integer larger than 1) of charges in said charge transfer path to said charge transfer electrodes.

25

15

3. A charge transfer device comprising:

potential, disposed alternately:

- a semiconductor substrate;
- a charge transfer path formed in said semiconductor substrate and
 made of a first conductivity type semiconductor layer, said charge transfer path having
 first barrier layers having a high potential and second well layers having a low
 - a plurality of first and second charge transfer electrodes alternately formed near above the first barrier layers and first well layers of said charge transfer path;
 - a plurality of charge transfer electrode pairs each having adjacent first and second two charge transfer electrodes connected together; and
 - a third pulse signal generator circuit for applying either a fourth pulse signal train of two-phase for 2-phase driving of charges in said charge transfer path to two charge transfer electrode pairs or a fifth pulse signal train for 2k-phase driving or more of charges in said charge transfer path to the charge transfer electrode pairs.
 - 4. A charge transfer device according to claim 3, further comprising:
- a charge storage region formed adjacent to a final stage of the charge transfer electrodes for temporarily storing charges transferred in said charge transfer path; and
 - a charge detecting region for detecting an amount of charges stored in said charge storage region.
- A charge transfer device according to claim 4, wherein said charge storage region
 comprises:

10

2.5

a second barrier layer and a second well layer formed adjacent to each other in said charde transfer path;

a third charge transfer electrode and a fourth charge transfer electrode formed above the second barrier layer and the second well layer; and

a stored charge output pulse generator circuit connected to said third charge transfer electrode and said fourth charge transfer electrode, for generating a stored charge output pulse.

6. A charge transfer device according to claim 3, wherein the second well layer has an electric capacity larger than an electric capacity of the first well layer and the channel transfer device further comprises a floating diffusion region formed adjacent to the second well layer for detecting an amount of charges transferred from said charge transfer path.

A charge transfer device comprising:

- a semiconductor substrate;
- a charge transfer path formed in said semiconductor substrate and made of a first conductivity type semiconductor layer;
- a plurality of charge transfer electrodes formed near above said charge

 20 transfer path: and
 - a first pulse signal generator circuit for applying either a first pulse signal train for n-phase (n being an integer larger than 1) driving of charges in said charge transfer path to said charge transfer electrodes or a second pulse signal train for (n + 1)-phase driving of charges in said charge transfer path to said charge transfer electrodes:

a charge storage region formed adjacent to a final stage of the charge transfer electrodes for temporarily storing charges transferred in said charge transfer path; and

a charge detecting region for detecting an amount of charges stored in said charge storage region.

8. A charge transfer device comprising:

a semiconductor substrate;

a charge transfer path formed in said semiconductor substrate and made of a first conductivity type semiconductor layer;

a plurality of charge transfer electrodes formed near above said charge transfer path; and

a second pulse signal generator circuit for applying either a first pulse
signal train for n-phase driving (n being an integer larger than 1) of charges in said
charge transfer path to said charge transfer electrodes or a third pulse signal train for
(n x m)-phase driving (m being an integer larger than 1) of charges in said charge
transfer path to said charge transfer electrodes;

a charge storage region formed adjacent to a final stage of the charge
transfer electrodes for temporarily storing charges transferred in said charge transfer
path; and

a charge detecting region for detecting an amount of charges stored in said charge storage region. $\overline{}$

9. A charge transfer device comprising:

10

15

20

25

a semiconductor substrate;

a charge transfer path formed in said semiconductor substrate and made of a first conductivity type semiconductor layer, said charge transfer path having first barrier layers and second well layers alternately disposed adjacent to each other:

a plurality of charge transfer electrodes formed adjacent to each other above said charge transfer path:

a second pulse signal generator circuit for applying either a first pulse signal train for n-phase driving (n being an integer larger than 1) of charges in said charge transfer path to said charge transfer electrodes or a third pulse signal train for $(n \times m)$ -phase driving (m being an integer larger than 1) of charges in said charge transfer path to said charge transfer peth to said charge transfer peth to said charge transfer electrodes:

a charge storage region formed adjacent to a final stage of the charge transfer electrodes for temporarily storing charges transferred in said charge transfer path; and

a charge detecting region for detecting an amount of charges stored in said charge storage region.

wherein said charge storage region comprises:

a second barrier layer and a second well layer formed adjacent to each other in said charge transfer path;

a third charge transfer electrode and a fourth charge transfer electrode formed above the second barrier layer and the second well layer; and

a stored charge output pulse generator circuit connected to said third charge transfer electrode and said fourth charge transfer electrode, for generating a stored charge output pulse, and

wherein an electric capacity of the second well layer has an electric

15

25

capacity by (n x m -3) times or more larger than an electric capacity of the first well.

10. A solid state image pickup device comprising; a semiconductor substrate; a plurality of photoelectric conversion elements regularly disposed in row and column directions on the semiconductor substrate; a plurality of vertical charge transfer paths extending in a vertical direction and each disposed adjacent to each of a plurality of photoelectric conversion element columns regularly disposed in the column direction; a read gate formed between each photoelectric conversion element and a corresponding vertical charge transfer path for transferring charges accumulated in the photoelectric conversion element to the vertical charge transfer path; a horizontal charge transfer path formed at one ends of the plurality of vertical charge transfer paths for transferring charges in a horizontal direction; and an output amplifier for amplifying charges transferred by the horizontal charge transfer path and outputting the amplified charges, the horizontal charge transfer path including; a charge transfer path formed in the semiconductor substrate and made of a first conductivity type semiconductor layer, the charge transfer path having first barrier layers having a high potential and second well layers having a low potential, disposed alternately; a plurality of first and second charge transfer electrodes alternately formed near above the first barrier layers and first well layers of the charge transfer path; a plurality of charge transfer electrode pairs each having adjacent first and second two charge 20 transfer electrodes connected together; and a third pulse signal generator circuit for applying either a fourth pulse signal train of two-phase for 2-phase driving of charges in said charge transfer path to two charge transfer electrode pairs or a fifth pulse signal train for 2k-phase driving or more of charges in the charge transfer path to the charge transfer electrode pairs.

15

25

11. A solid state image pickup device comprising; a semiconductor substrate; a plurality of photoelectric conversion elements regularly disposed in row and column directions on the semiconductor substrate; a plurality of vertical charge transfer paths extending in a vertical direction and each disposed adjacent to each of a plurality of photoelectric conversion element columns regularly disposed in the column direction; a read gate formed between each photoelectric conversion element and a corresponding vertical charge transfer path for transferring charges accumulated in the photoelectric conversion element to the vertical charge transfer path; a horizontal charge transfer path formed at one ends of the plurality of vertical charge transfer paths for storing charges in first well layers and transferring stored charges in a horizontal direction; and an output amplifier for amplifying charges transferred by the horizontal charge transfer path and outputting the amplified charges, the horizontal charge transfer path including: a first conductivity type semiconductor layer formed in the semiconductor substrate; a plurality of charge transfer electrodes formed adjacent to each other above the horizontal charge transfer path; a second pulse signal generator circuit for applying either a fourth first signal train for n-phase driving (n being an integer larger than 1) of charges in said horizontal charge transfer path to the charge transfer electrodes or a third pulse signal train for (n x m)-phase driving or more (m being an integer larger than 1) of charges in the horizontal charge transfer 20 path to the charge transfer electrodes; a charge storage region formed adjacent to a final stage of the charge transfer electrodes for temporarily storing charges transferred in the horizontal charge transfer path; and a charge detecting region for detecting an amount of charges stored in the charge storage region, the charge storage region includina: a second barrier layer and a second well layer formed adjacent to each

15

other in said charge transfer path; a third charge transfer electrode and a fourth charge transfer electrode formed above the second barrier layer and the second well a stored charge output pulse generator circuit connected to the third and fourth charge transfer electrodes, for generating a stored charge output pulse, wherein the second well layer has an electric capacity by (n x m - 3) times or more than an electric capacity of the first well layer.

12. A method of reading a solid state image pickup device, the solid state image pickup device including: a semiconductor substrate; a plurality of photoelectric conversion elements regularly disposed in row and column directions on the semiconductor substrate; a plurality of vertical charge transfer paths extending in a vertical direction and each disposed adjacent to each of a plurality of photoelectric conversion element columns regularly disposed in the column direction; a read gate formed between each photoelectric conversion element and a corresponding vertical charge transfer path for transferring charges accumulated in the photoelectric conversion element to the vertical charge transfer path; a horizontal charge transfer path formed at one ends of the plurality of vertical charge transfer paths for transferring charges in a horizontal direction; and an output amplifier for amplifying charges transferred by the horizontal charge transfer path and outputting the amplified charges, the horizontal charge transfer path including: a charge transfer path formed 20 in the semiconductor substrate and made of a first conductivity type semiconductor layer, the charge transfer path having first barrier layers having a high potential and second well layers having a low potential, disposed alternately; a plurality of first and second charge transfer electrodes alternately formed near above the first barrier layers and first well layers of the charge transfer path; a plurality of charge transfer

electrode pairs each having adjacent first and second two charge transfer electrodes connected together; and a third pulse signal generator circuit for applying either a fourth pulse signal train of two-phase for 2-phase driving of charges in said charge transfer path to two charge transfer electrode pairs or a fifth pulse signal train for 2k-phase driving or more of charges in the charge transfer path to the charge transfer electrode pairs, the method comprising:

either a step of, when charges accumulated in all photoelectric conversion elements are read, transferring charges in the horizontal charge transfer path by a two-phase drive method; or

a step of executing a 1/k horizontal thinning operation by selectively reading charges from photoelectric conversion elements adjacent in the horizontal direction of one column per k columns and transferring charges in the horizontal charge transfer path by a 2k-phase drive method.

13. A method of reading a solid state image pickup device, the solid state image pickup device including: a semiconductor substrate; a plurality of photoelectric conversion elements regularly disposed in row and column directions on the semiconductor substrate; a plurality of vertical charge transfer paths extending in a vertical direction and each disposed adjacent to each of a plurality of photoelectric conversion element columns regularly disposed in the column direction; a read gate formed between each photoelectric conversion element and a corresponding vertical charge transfer path for transferring charges accumulated in the photoelectric conversion element to the vertical charge transfer path; a horizontal charge transfer path formed at one ends of the plurality of vertical charge transfer paths for transferring charges in a horizontal direction; and an output amplifier for amplifying

15

charges transferred by the horizontal charge transfer path and outputting the amplified charges, the horizontal charge transfer path including: a charge transfer path formed in the semiconductor substrate and made of a first conductivity type semiconductor layer, the charge transfer path having first barrier layers having a high potential and second well layers having a low potential, disposed alternately; a plurality of first and second charge transfer electrodes alternately formed near above the first barrier layers and first well layers of the charge transfer path; a plurality of charge transfer electrode pairs each having adjacent first and second two charge transfer electrodes connected together; and a third pulse signal generator circuit for applying either a fourth pulse signal train of two-phase for 2-phase driving of charges in said charge transfer path to two charge transfer electrode pairs or a fifth pulse signal train for 2k-phase driving or more of charges in the charge transfer path to the charge transfer electrode pairs, the method comprising:

either a step of, when charges accumulated in all photoelectric conversion elements are read, transferring charges in the horizontal charge transfer path by a two-phase drive method; or

a step of 2k-phase driving the horizontal charge transfer path when charges of j columns of photoelectric conversion elements are transferred in the horizontal charge transfer path and read through addition.

20

25

14. A method of reading a solid state image pickup device, the solid state image pickup device including: a semiconductor substrate; a plurality of photoelectric conversion elements regularly disposed in row and column directions on the semiconductor substrate; a plurality of vertical charge transfer paths extending in a vertical direction and each disposed adjacent to each of a plurality of photoelectric

20

conversion element columns regularly disposed in the column direction; a read gate formed between each photoelectric conversion element and a corresponding vertical charge transfer path for transferring charges accumulated in the photoelectric conversion element to the vertical charge transfer path; a horizontal charge transfer path formed at one ends of the plurality of vertical charge transfer paths for storing charges in first well layers and transferring stored charges in a horizontal direction; and an output amplifier for amplifying charges transferred by the horizontal charge transfer path and outputting the amplified charges, the horizontal charge transfer path including: a first conductivity type semiconductor layer formed in the semiconductor substrate; a plurality of charge transfer electrodes formed adjacent to each other above the horizontal charge transfer path; a second pulse signal generator circuit for applying either a fourth first signal train for n-phase driving (n being an integer larger than 1) of charges in said horizontal charge transfer path to the charge transfer electrodes or a third pulse signal train for (n x m)-phase driving or more (m being an integer larger than 1) of charges in the horizontal charge transfer path to the charge transfer electrodes; a charge storage region formed adjacent to a final stage of the charge transfer electrodes for temporarily storing charges transferred in the horizontal charge transfer path; and a charge detecting region for detecting an amount of charges stored in the charge storage region, the charge storage region including; a second barrier layer and a second well layer formed adjacent to each other in said charge transfer path; a third charge transfer electrode and a fourth charge transfer electrode formed above the second barrier layer and the second well layer; and a stored charge output pulse generator circuit connected to the third and fourth charge transfer electrodes, for generating a stored charge output pulse, wherein the second well layer has an electric capacity by (n x m - 3) times or more than an electric

capacity of the first well layer, the method comprising:

a step of transferring charges from the charge storage region to the charge detecting region when charges are stored in the charge storage region (n x m -

3) times or more than an electric capacity of the first well.

ABSTRACT OF THE DISCLOSURE

A charge transfer device having: a semiconductor substrate; a charge transfer path formed in the semiconductor substrate and made of a first conductivity type semiconductor layer; a plurality of charge transfer electrodes formed near above the charge transfer path; and a first pulse signal generator circuit for applying either a first pulse signal train for n-phase (n being an integer larger than 1) driving of charges in the charge transfer path to the charge transfer electrodes or a second pulse signal train for (n + 1)-phase driving of charges in the charge transfer path to the charge transfer electrodes.

10

FIG.1




FIG.2






FIG.3





.

FIG.5




FIG.6







FIG.7



F/G.8

x x 1 1 x 1








FIG.11




FIG.12




FIG.13

A CONTRACTOR AND ADMINISTRA




FIG.14




FIG.15A (PRIOR ART)




FIG.15B (PRIOR ART)




FIG.16 (PRIOR ART)





FIG.17 (PRIOR ART)



Declaration and Power of Attorney For Patent Application

经许中颇官专家570米亿中

刊 即 四級 显白 宣及 0 安 压 0		
Japanese Language Declaration		
日本語宣言書		
下 ^い の氏名の発明者として、私は以下の通り宣言します。	As a below nam., d inventor, I hereby decla: "hat:	
私の住所、私書籍、国籍は下記の私の氏名の後に記載された通りです。	My residence, post office address and citizenship are as stated next to my name.	
下記の名称の発明に関して環水範囲に和載され、特許出版 している使用内容について、私が最初かつ唯一の発明者(下 記の氏名が一つの場合)としては最初かつ共同発明者である 近く(下記の名称が複数の場合)(ほじています。	I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled CHARGE TRANSFER DEVICE, SOLID STATE I MAGE PICKUP DEVICE USING	
	CHARGE TRANSFER DEVICE, AND CONTROMETHOD FOR SOLID STATE IMAGE PICKUP DEVICE	
・ 上記発明の明細音(下記の欄でx目がついていない場合は、 本言に抵付)は、	the specification of which is attached hereto unless the following box is checked:	
□ 月、月、日、松田、田田 日本	was filed on a United States Application Number or PCT International Application Number and was smended on (if applicable).	
私は、特許は水範囲を含む上記訂正後の明細書を検討し、 内容を理解していることをここに要明します。	I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.	
ゼは、運用規則法具第37編第1条56項に定義されるとおり、特許保格の有無について重要な情報を関示する義務があることを認めます。	I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.	

Billoan Hold Jakemeiri: This NOTH is Standards to Language and was any supercuring upon the needs of the instructions of Agy Commission on the same of the Compiler this known should be seen to the Charle Information Officer. Patent and Trademarks Office. Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS, SEND TO: Commissioner of Patents and Trademarks. Washington, DC 20231.

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCA
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection or information unless it displays a valid OMB control number

Japanese Language Declaration (日本語宣言書)

起に、区域連貫第35種119条(a)・(d) 項スは365条(b) 均に基金下配の、天信以外の国の少なくとも一里時 世辺している存存性可条約365(a) 領に基準と関原出難、又は外国での存存出難もしくに使用る部の日期についての外国 医光理をここに主張するともに、医光理を主張している。 本出数の前に当断された存存までは費明者証の外国出動を以下に、純明をディックであるとして、元七でいます。

.

Prior Foreign Application(s)

外国での元行当版 Hei行1-287337	Japan
(Number)	(Country)
(番号)	(図名)
2000-287486	Japan
(Number)	(Country)
(番号)	(国名)

利は、第35編米国法典119条(e)項に基いて下記の米 「国特許出願規定に記載された権利をここに主張いたします。 通

① (Application No.) (Filing Date) ② (出類母号) (出類日)

動 私は、下記の米国に共第35届120条に基いて下記の米国に共第35届120条に基いて下記の米国海特形出属に記載された権利、又は米国を指定している特許、認力条約365条(に基すど最初をここに主張します。主に、本出版の各様求範囲の内容が米国出共第35届112条(開発・1項スに特許協力を対して規定・の元行・第1個等機出日本の米国等の日本国が支には特許協力会向国際提出日本の外間中に入手された、通知規則定集第37届1条56項。完善表情的表

(Application No.)	(Filing Date)
(出願番号)	(出顧日)
(Application No.)	(Filing Date)
(出版증용)	(出類日)

私は、私自身の知識に基ずいて大面言書中で私が行なうま 羽が真気であり、かつ私の入手した情報と私の信じるとにあ に基づく表明が全て真実であると信じでいること、さらな まになされた虚偽の表明及びそれと同等の行為は米国法典第 18編第1001美に基づき、罰金または拘禁、もしくはま の両方により処罰されること、そしてそっような故意に 虚偽の声明を行なえば、出類した、又は既に許可された特許 の行効性が失われることを設策し、よってここに上記のごと く置著を致します。 I hereby claim foreign priority under Title 35. United States Code. Section 119 (a)-id) or 385(b) of any foreign application(s) for patent or inventor's certificate. or 385(a) of any PCT international application which designated at least one country other than the United States. Itised below and have also identified below, by checking the box. any foreign application for patent or inventor's certificate. or PCT international application having a filing date before that of the application on which priority is claimed.

| Priority Not Claimed | O7/10/99 | 保元権主張なし | (出版年月日) | 21/09/00 | (Day/Month/Year Filed) | Clay/Month/Year Filed) | Cl

I hereby claim the benefit under Title 35, United States Code. Section 119(e) of any United States provisional application(s) listed below.

(Application No.) (Filing Date) (出類音号) (出類日)

I hereby claim the benefit under Title 15. United States Code. Section 120 of any United States application(s), or 355(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 13. United States .Code Section 112. I acknowledge the duty to disclose information which is material to patentiability as defined in Title 37. Code of Federal Regulations. Section 1.58 which became available between the filing date of the prior application and the national or PCT international filing date of application.

(Status: Patented, Pending, Abandoned)
(夏宏: 特許許可済、孫萬中、放棄済)
(Status: Patented, Pending, Abandoned)
(夏宏: 特許許可済、孫萬中、放棄済)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

Japanese Language Declaration (日本語宣言書)

委作状: 私に下記の発明者として、本出籍に関する一切の POWER OF ATTORNEY: As a named inventor, I hereby appoint 手続きを米特許商権局に対して進行する弁理士または代理人 として、下記の者を指名いたします。(弁護士、または代基 人の氏名及び登録番号を明記のこと)

the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

曹重进行先

And I hereby appoint as principal attorneys; David T. Nikaido, Reg. No. 22.663: Charles M. Marmelstein, Reg. No. 25,895; George E. Oram, Jr., Reg. No. 27,931; Robert B. Murray, Reg. No. 22,980; E. Marcie Emas, Reg. No. 32,131; Douglas H. Goldhush, Reg. No. 33,125; Monica Chin Kitts, Reg. No. 36,105; Richard J. Gordman, Reg. No. 3-, 1-27 MODICA CLIII ARIUS, Reg. No. 3-0, 102; FUGRATO J. BERTIAIN, Reg. No. 3-9, 107; King L. Wong, Reg. No. 37, 500; Karen K. Costantino, Reg. No. 35, 107; James A. Poulos, III, Reg. No. 31, 714; Patrick D. Muir, Reg. No. 37, 403; Staton N. Klenner, Reg. No. 36, 333 and Murat Ozgu, Reg. No. 44, 275; Bradley D. Goldizen, Reg. No. 43, 537; and N. Alexander Nolte, Reg. No. 45, 689.

直接電話運輸先: (名前及び電話番号)

13 113 Oh Please direct all communications to the following address: ARENT FOX KINTNER PLOTKIN & KAHN, PLLC 1050 Connecticut Avenue, N.W., Suite 600 Washington, D.C. 20036-5339 Tel: (202) 857-6000; Fax: (202) 857-6395

一唯一生たは第一発明者名 Full name of sole or first inventor Tetsuo YAMADA 発明者の著名 日行 Inventor's signature Date Tetous Yamade Sep. 2000 12 住所 Kurokawa-gun, Miyagi, Japan EF Cdrzenstra Japanese 私書箱 Post Office Address C/O FUJI FILM MICRODEVICES CO., LTD. 1-6, Matsuzakadaira, Taiwa-cho, Kurokawa-gun, Miyagi, Japan 第二共同發明者名 Full name of second joint inventor, if any 第二共同発明者の署名 日州 Second inventor's signature Date 住所 Residence 国弃 Cdzenship 私書館 Post Office Address

(第三以降の共同発明者についても同様に記載し、署名をす ること)

(Supply similar information and signature for third and subsequent joint inventors.)